mirror of
https://github.com/soconnor0919/eceg431.git
synced 2026-05-08 09:08:56 -04:00
b0c57a8a7e
- Removed invalid finalout internal bus - Use out[0..7], out[8..15], out[15] directly for flag computation - Fixes HDL sub-bus restriction error