mirror of
https://github.com/soconnor0919/eceg431.git
synced 2025-12-11 22:54:43 -05:00
Sean O'Connor
b0c57a8a7e
- Removed invalid finalout internal bus - Use out[0..7], out[8..15], out[15] directly for flag computation - Fixes HDL sub-bus restriction error
18 lines
512 B
Plaintext
18 lines
512 B
Plaintext
// This file is part of www.nand2tetris.org
|
|
// and the book "The Elements of Computing Systems"
|
|
// by Nisan and Schocken, MIT Press.
|
|
// File name: projects/2/FullAdder.hdl
|
|
/**
|
|
* Computes the sum of three bits.
|
|
*/
|
|
CHIP FullAdder {
|
|
IN a, b, c; // 1-bit inputs
|
|
OUT sum, // Right bit of a + b + c
|
|
carry; // Left bit of a + b + c
|
|
|
|
PARTS:
|
|
HalfAdder(a=a, b=b, sum=tmp1, carry=tmp2);
|
|
HalfAdder(a=tmp1, b=c, sum=sum, carry=tmp3);
|
|
Or(a=tmp2, b=tmp3, out=carry);
|
|
}
|