mirror of
https://github.com/soconnor0919/eceg431.git
synced 2025-12-12 07:04:43 -05:00
- Removed invalid finalout internal bus - Use out[0..7], out[8..15], out[15] directly for flag computation - Fixes HDL sub-bus restriction error
6 lines
90 B
Plaintext
6 lines
90 B
Plaintext
| a | b |sum|car|
|
|
| 0 | 0 | 0 | 0 |
|
|
| 0 | 1 | 1 | 0 |
|
|
| 1 | 0 | 1 | 0 |
|
|
| 1 | 1 | 0 | 1 |
|