Remove redundant comments from logic gate HDL files

This commit is contained in:
2025-08-30 19:45:03 -04:00
parent 396902dee7
commit f43ce1f964
14 changed files with 10 additions and 13 deletions

View File

@@ -11,7 +11,6 @@ CHIP Mux {
OUT out;
PARTS:
// sel=0 picks a, sel=1 picks b
Not(in=sel, out=tmp1);
And(a=a, b=tmp1, out=tmp2);
And(a=b, b=sel, out=tmp3);