soconnor/eceg431
1
0
Fork 0
mirror of https://github.com/soconnor0919/eceg431.git synced 2025-12-11 22:54:43 -05:00
Code Issues Packages Projects Releases Wiki Activity

project03: Compound RAM chips

Browse Source
This commit is contained in:
Sean O'Connor
2025-09-03 10:45:00 -04:00
parent e485868265
commit d0c67845f4
5 changed files with 71 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
03/b/RAM512.hdl
View File

@@ -13,5 +13,19 @@ CHIP RAM512 {
OUT out[16];
PARTS:
//// Replace this comment with your code.
// find which RAM64 to load by address (from high three bits)
DMux8Way(in=load, sel=address[6..8], a=load0, b=load1, c=load2, d=load3, e=load4, f=load5, g=load6, h=load7);
// 8 RAM64 chips (low 6 bits select register within each)
RAM64(in=in, load=load0, address=address[0..5], out=out0);
RAM64(in=in, load=load1, address=address[0..5], out=out1);
RAM64(in=in, load=load2, address=address[0..5], out=out2);
RAM64(in=in, load=load3, address=address[0..5], out=out3);
RAM64(in=in, load=load4, address=address[0..5], out=out4);
RAM64(in=in, load=load5, address=address[0..5], out=out5);
RAM64(in=in, load=load6, address=address[0..5], out=out6);
RAM64(in=in, load=load7, address=address[0..5], out=out7);
// select which RAM64 output to send
Mux8Way16(a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address[6..8], out=out);
}