mirror of
https://github.com/soconnor0919/eceg431.git
synced 2025-12-11 22:54:43 -05:00
Implement basic logic gates: Not, And, Or, Xor, Mux, DMux
This commit is contained in:
@@ -12,5 +12,8 @@ CHIP DMux {
|
||||
OUT a, b;
|
||||
|
||||
PARTS:
|
||||
//// Replace this comment with your code.
|
||||
// DMux(in,sel) -> a = And(in, Not(sel)), b = And(in, sel)
|
||||
Not(in=sel, out=notSel);
|
||||
And(a=in, b=notSel, out=a);
|
||||
And(a=in, b=sel, out=b);
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user